Modern expertise requires a fresh mindset! Analog & Mixed Signal Internship Program

AMS is a very complex and challenging field in the world of technology and needs an advanced state-of-the-art complex solver and a powerful set of skills.

Belgrade, May 18th, 2022

 

If a passion for engineering led you here, welcome, you are at the right place. Analog & Mixed Signal expertise is young and modern, requiring a fresh mindset.

 

Mladen Savic, an AMS DV engineer at Elsys Eastern Europe, will introduce us to the AMS profession, elaborate on different aspects of expertise as well as the benefits an AMS Internship program can provide to a young & inspired engineering mind.

 

“ELSYS Eastern Europe has been developing AMS expertise since its beginning, 12 years ago and today we’re a leading service company in that field.”

 

This job position is set to release the expert engineer in you. AMS is a very complex and challenging field in the world of technology and needs an advanced state-of-the-art complex solver and a powerful set of skills. But don’t let that scare you, we’ve created an internship program that will give you a different perspective when thinking about AMS problems.

 

During our internship, all interns undergo two types of training – UVM and AMS. Interns receive a specification and transistor circuit of the block that needs to be modeled and verified as a project task. I know what you’re thinking, it sounds challenging, I am not going to lie. But you’ll have a little help from your friend. Every intern has an assigned mentor who helps them figure out the tasks and who transfers his knowledge to the interns. Nobody was born taught.

 

“AMS allows development in both fields and this practice will be the foundation of your further improvement.”

 

If the video motivated you to apply, then you can find more information about the Analog & Mixed Signal Internship here, or just click the button below and apply.

 

APPLY

 

WHERE PASSION LEADS TO EXCELLENCE

Related posts

GRADUATION THESIS LIST

#TopicDomain
1Clock domain crossing – issues and how to overcome themDD
2Scheduling techniques and their implementation for queue servicingDD
3Functional safety approaches implementation  in digital designDD
4Temperature sensor IP – Analysis, modeling and verificationAMS
5Bandgap reference IP – Analysis, modeling and verificationAMS
6Voltage regulator IP – Analysis, modeling and verificationAMS
7Internal oscillator IP – Analysis, modeling and verificationAMS
8Power-on Reset IP – Analysis, modeling and verificationAMS
9IP verification – MAC merge sublayer IP – MMSL – Link Layer Discovery Protocol control – LLDPDV
10IP verification – MAC merge sublayer IP – MMSL – MAC RxDV
11IP verification – MAC merge sublayer IP – MMSL – MAC TxDV
12SoC integration – 3PIAS ProjekatDD+DV
13SoC integration – ARM – Cortex M0 platform Integration using ARM SDKDD+DV
14SoC integration – ARM – Cortex M3 platform Integration using ARM SDKDD+DV
15SoC Verification – interdisciplinary themes – SW coverage collection and analysisDV
16SoC Verification – interdisciplinary themes – CPU instructions provided by SV TB instead of reading from Memory; (SV + ARM architecture)DV
17VIP Development – PCI ExpressDV
18VIP Development – DDRDV
19VIP Development – EthernetDV
20VIP Development – USBDV
21VIP Development – CSIDV
22VIP Development – DSIDV
23VIP Development – UNIPRODV
24VIP Development – I3CDV
25VIP Development – SLIMbusDV
26VIP Development – HDMIDV
Please note, although thesis are created in collaboration with professors, you need to get final approval by your UNI professor.